Q.P. C o Reg.		6EC5508	16
M.Te		DHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS) Year I Semester Regular & Supplementary Examinations February 2 HARDWARE SOFTWARE CO-DESIGN	018
(VLSI) Time: 3 hour Max. M			
Time: 3	nour	Max. Mark (Answer all Five Units 5 X 12 =60 Marks)	(\$:60
1	a.	UNIT-I Define concurrency and identify types of concurrency	6M
Ĩ			6M
	b.	Write about reactive system Co-synthesis methodology OR	6M
2	a.	Demonstrate how HCFSM model support hierarchy and concurrency	8M
	b.	Illustrate CISC, RISC and VLIW architectures UNIT-II	4M
3	a.	Present different design flow integrations for emulation	6M
	b.	Write short notes on system communication infrastructure OR	6M
4	a.	What is system specialization and elucidate system specialization techniques in detail	8M
	b.	Discuss Steps involved in High level Synthesis UNIT-III	4M
5	a.	Write a short notes on compiler validation and discuss various validation strategies	8M
	b.	Illustrate design tool requirement for embedded processors OR	6M
6	a.	Discuss retarget able compiler concept	6M
	b.	Summarize practical considerations in choosing compiler development environment for embedded systems	6M
		UNIT-IV	
7	а. b.	Classify coordinating concurrent computation mechanisms Define Design, Co-design & Co-design computation models	6M 6M
		OR	
8	a.	Discuss in which way Synchronous and asynchronous models of concurrent computations differ	6M
	b.	Summarize various kinds of formal verification used at different stages of the design process.	6M
		UNIT-V	
9	a.	Write about Multi language validation approaches	7M
	b.	List characteristics of Lycos system	5M
10	0	OR Draw and describe each step in COSVMA design flow	8M
10	a. b.	Draw and describe each step in COSYMA design flow Contrast homogenous to heterogeneous system level specification schemes	8M 4M

*** END ***